

Bhupathi P

SUMMARY

To be associated with a progressive organization that gives scope to utilize my skills while enhancing my professional development and to be a part of a team that dynamically works towards the growth of the organization there by giving satisfaction to me.

TECHNICAL EXPERTISE

- Presently working as **Sr PCB Layout Engineer** with 3+ years' experience using **Cadence Allegro and Pads professional**, Expedition, **Altium,CAM 350 and Fusion 360 designer tools**.
- Good Experience in **High-speed PCB's, Controller PCB's and Analog/Digital Mixed signals PCBs**.
- Designed **high-speed PCBs** upto maximum 22 layers.
- Hands on experienced in designing high-speed interfaces such as DDR & DIMM memory's, SerDes, RJ45, SGMII, USB 3.0, PCIe, HDMI, SFP, Ethernet etc.
- Worked in DDR3/DDR4 memory interfaces in Chip level and DIMM level with different topologies (Fly-by and T-topology).
- Worked on **High Voltage power PCB's**
- Worked in SI/PI, Thermal and EMI/EMC consideration **PCB's**.
- Designed tech wing handler board with Three 30x30 pin, 0.8mm BGA and SD card and SFP connectors with Max data speed of 100 Gbps.
- Worked in fine pitch BGA's like 0.4mm, 0.8mm, 1.0mm high complexity PCB's
- Design multi-layer PCBs with great emphasis on DFM and DFT.
- Designed controlled impedance and RF PCB's.
- Having good experience on PCB design using Through Hole via, HDI via (Blind – Buried), Micro Via, Via in Pad,Backdrilling methods/technologies.
- Good knowledge in multi-layer stack up and di-electric materials.
- Good knowledge in PCB Manufacturing, Assembling and testing process.
- Good knowledge on Flex and Rigid-Flex PCB.

KEY SKILLS

- High skilled in working with **PCB CAD Tools-Cadence Allegro, Pads Professional designer**, from Schematics Capture to Manufactural files generation.
- Expertise in Setting electrical constraints, Placement, Routing, DRC validation
- Excellent grasp of design flow and debugging strategies and features.
- Direct Interaction and communication with clients
- Sound proficiency in engineering fundamentals and circuit design techniques
- Outstanding ability to work under high pressure deadlines
- Technical competence - Strong drawing skills, sound Analytical ability, problem solving abilities.
- Quickly Adjustable to any Workplace and Independent worker.
- Enthusiasm to learn new technologies and system.
- Good Problem analyzing and solving skills.



Contact

+91 7349047589

bhupathirao999@gmail.com

<https://www.linkedin.com/in/bhupathi-rao-88a698179>

PERSONAL INFORMATION

FatherName:Venkateswar

a rao

Mother Name: Kumari

Date of Birth: 14/05/1999

PERMANENT ADDRESS

Morsapudi,Nuziveedu madal,Krishna
Dist,Andhra Pradesh– 521111

PRESENT ADDRESS

Vinayanaka temple street, Hosur road
Madiwala, Bengalore

LANGUAGE SPEAKS

English, Kannada, Telugu.

HOBBIES

Reading books, Story writing,
yoga, meditations,Painting.
Drawing.

ACHIEVEMENTS

- 2022 Best Permeances Award from Wuerth Electronics.
- Completed PCB Training in Wuerth Electronics.

RESPONSIBILITIES

- Estimating the project Timelines.
- Handling Customers.
- Sharing the Knowledge to the trainees.
- Managing the Team.

PROJECT SUMMARY

Project	CNGS
Application	Telecommunication
Description	This is a 22 layer board used as Input output switching data between the Board Optical cable, handling capability of 10 Gbps throughput data from each line cards.
Responsibility	Since each copper is carrying 10 Gbps data, length matching with arc routing is carried out. The board is highly dense with multiple BGA and components resulting in tough placement. Via On Pad Technology is used and Backdrill for 10G Signals. ARC routing, length matching, thermal connectivity, Impedance matching. Microprocessor, DDR4, DIMM, SerDes, Pcie, SFP, RJ45, USB & SGMII.
Tools	Allegro 17.2
Highlights	Understanding application of the board for multiple technology interfaces, board design constraints, dealing with Signal Integrity considerations for switching gigabit data line.

Project	Processor Card
Application	Military application (Mixed Signals)
Description	This is a 14 Layer board with the size of 200x150 mm with 1500+ Components like Fine pitch BGA 0.4MM. Processor, SDRAM & NvRAM with T-topology. with Analog and Digital Mixed Signals.
Responsibility	Placements as per mechanical and hardware engineer requirements as Arc routing and length matching to meet signal integrity. ARC routing, length matching, the Impedance matching,
Tools	Allegro 17.2
Highlights	Understanding Control system for multiple technology interfaces, daughter board design constraints, dealing with Signal Integrity considerations gigabit data and HDI Vias.

Project	NSP-24XGF
Application	High Speed Digital card
Description	This is a 18 Layer board with the size of 380x400 mm with 2900+ Components and BGA like SERDES With speed of 100gbps of each RX TX line With DC input of 48v and with output 12V DC and distributed ,5V,3.3V,1.1.
Responsibility	Placements as per mechanical and hardware engineer requirements as well as EMI EMC, Arc routing and length matching to meet signal integrity Routing of 450 Diff pair 192 of RX 192 TX with 100 ohms impedance ARC routing, phase matching, length matching, the Impedance matching,
Tools	Allegro 17.4
Highlights	Understanding Application for multiple technology interfaces, design constraints, dealing with Signal Integrity considerations.

Project	FLEX PCB
Application	Gloves
Description	This is a 2 Layer board with the U shape .It having around 30 Components.
Responsibility	Placements as per mechanical and hardware engineer requirements. Wave routing.
Tools	Allegro 17.2
Highlights	Understanding application system for multiple technology interfaces, design Constraints.

Project	DCPM
Application	Power supply
Description	This is a 6 layer card with the size of 70x100mm. It has around 200+ components like current mode PWM controller, Push-Pull transformer, Power MOSFET, PoE Filter, EEPROM, CMC (Common Mode Choke) filter, optocoupler, Heat sink. It will take 48V input and give 12V pure output in the farm of DC.
Responsibility	Placements as per mechanical and hardware engineer requirements as well as EMI EMC, Input and output Isolations, Split planes and References ground Maintaining.
Tools	Expedition vx 2.10
Highlights	Understanding Control system for multiple technology interface, design constraints, dealing with EMI and EMC considerations, Thermal Management.

EMPLOYMENT HISTORY

Company Name	Designation	Period
Wuerth Electronic India Pvt Ltd	PCB Design Engineer	2020 Feb to present (Last working day NOV 7 th)

ACADEMIC RECORDS

Course	Year of passing	Institution	Grades
B-Tech	2020-2023	Singhania University	8.6 CGPA
Diploma	2019	NTTF Bangalore	7.9 CGPA
SSLC	2016	BBVNKN School	8.2 CGPA

DECLARATION

I hereby declare that the above-mentioned details are true, correct to the best of my knowledge

Date:
Place: Bangalore.

Yours faithfully,
Bhupathirao P